|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
september 2011 doc id 18164 rev 2 1/27 AN3303 application note secondary-side rectification fo r an llc resonant converter featuring the srk2000 introduction the evlsrk2000 is a family of demonstration boards designed for the evaluation of the srk2000 in llc resonant converters with synchronous rectification (sr). the first part of this application note is a brief description of the ic features while the second is dedicated to the board description. finally , some considerations regarding circuit optimization and performance are given. this board was realized in four different configurations depending on the mounted sr mosfets. different board codes are shown in ta bl e 1 : figure 1. evlsrk2000: smart driving control for an llc resonant converter table 1. demonstration board ordering codes ordering code sr mosfet p/n mosfet package mosfet r ds(on) mosfet bv dss evlsrk2000-l-40 stl140n4llf5 powerflat? 2.75 m 40 v evlsrk2000-l-60 stl85n6f3 powerflat? 5.70 m 60 v evlsrk2000-d-40 std95n4f3 dpak 5.80 m 40 v evlsrk2000-s-40 sts15n4llf3 so-8 5.00 m 40 v www.st.com
contents AN3303 2/27 doc id 18164 rev 2 contents 1 srk2000 main characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.1 drain mosfet sensing and driving logic . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.2 drain sensing optimization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.3 blanking time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.4 light load operation and sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 1.5 enable pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 2 electrical diagram description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3 sensing optimization by wavefo rm check . . . . . . . . . . . . . . . . . . . . . . 14 3.1 power mosfet turn-off compensation . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.2 mosfet turn-on delay compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.3 sub-harmonic oscillation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4 how to implement the board in the converter . . . . . . . . . . . . . . . . . . . 17 5 power losses and therma l design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.1 power losses calculation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2 thermal design consideration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6 layout considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7 bill of materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8 references . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 9 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 AN3303 list of tables doc id 18164 rev 2 3/27 list of tables table 1. demonstration board ordering codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 2. evlsrk2000-l-40 bill of materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2 table 3. evlsrk2000-l-60 bill of materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2 table 4. evlsrk2000-s-40 bill of materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 3 table 5. evlsrk2000-d-40 bill of materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 table 6. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 list of figures AN3303 4/27 doc id 18164 rev 2 list of figures figure 1. evlsrk2000: smart driving control for an llc resonant converter. . . . . . . . . . . . . . . . . . . 1 figure 2. block diagram of an llc converter with synchronous rectification. . . . . . . . . . . . . . . . . . . . 5 figure 3. power mosfet drain voltage sensing and typical waveforms . . . . . . . . . . . . . . . . . . . . . . 7 figure 4. parasitic elements model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 5. effect of parasitic elements on power mosfet turn-off. . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 6. effect of parasitic elements on power mosfet turn-on. . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 7. blanking time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 8. duty cycle oscillation when vdvs @ 50 % cycle almost equals vdvs1,2_off . . . . . . . . . 10 figure 9. conduction time sensing during normal operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 10. conduction time sensing under sleep mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 11. operation mode transitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 12. electrical diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 13. full load operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 14. full load operation - detail . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 15. sr mosfet turn-off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 16. sr mosfet turn-off - detail. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 17. operation above resonance frequency. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 18. sr mosfet turn-on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 19. sr mosfet turn-on - detail. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 20. duty cycle oscillation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 21. how to implement the board on an existing converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 22. board layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 AN3303 srk2000 main characteristics doc id 18164 rev 2 5/27 1 srk2000 main characteristics the main features of the srk2000 are described below. the values of the following parameters are reported in the srk2000 datasheet (see reference 1 ). the srk2000 implements a control scheme specific for secondary-side synchronous rectification in an llc resonant converter that uses a transformer with center-tap secondary winding for full-wave rectification. it provides two high-current gate-drive outputs, each capable of driving one or more n-channel power mosfets in parallel. each gate driver is controlled separately and an interlocking logic circuit prevents the two synchronous rectifier mosfets from conducting simultaneously. figure 2. block diagram of an llc converter with synchronous rectification 1.1 drain mosfet sensing and driving logic the core function of the ic is to switch on each synchronous rectifier mosfet whenever the corresponding transformer half-winding starts conducting (i.e. when the mosfet body diode starts conducting) and then to switch it off when the flowing current approaches zero. for this purpose, the ic is provided with two pins (dvs1 and dvs2) able to sense the power mosfet drain voltage level. because each power mosfet is turned on when its body diode is conducting, zero voltage turn-on is achieved. device operations described below refer to figure 3 . a) when the current isr1 starts flowing through the body diode, the voltage across the power mosfet drain-source becomes negative; as it reaches the negative threshold v th.on , the power mosfet is switched on. the threshold at which the power mosfet turns on can be set by the following formula: equation 1 v thon r d i dvs1 2on , v dvs1 2th , + ? = _ srk2000 main characteristics AN3303 6/27 doc id 18164 rev 2 where i dvs1,2.on is the current sourced out of the dvs1,2 pins (50 a typ.) and v dvs1,2_th is the lower clamp voltage of the dvs1,2 pins (-0.2 v typ.). this may enable the on threshold to be set according to the sr power mosfet body diode v f chosen for the application or the external diode connected in parallel to the power mosfet drain-source (e.g. schottky rectifier). the current sourcing out of the dvs1,2 pin is enabled after the drain-source voltage experiences a voltage be low the pre-triggering level v dvs1,2_pt (negative going edge) and is disabled once the rectifier is switched on. a de-bouncing delay (t pd_on ) is introduced after the current generator is activated in order to avoid false triggering of the gate driver. in some applications, r d1,2 is also needed to limit the current that can be injected into the dvs pins when the corresponding sr power mosfet is off. in fact, when one power mosfet is off (and the other is conducting) its drain-to-source voltage is slightly higher than twice the output voltage; if this exceeds the voltage rating of the internal clamp (vccz = 36 v typ.), rd1,2 has to limit the injected current below the maximum rating (25 ma). in addition , the srk2000 clamping circuit dissipation must be taken into account to avoid device overheating. in this case, equation 1 is used to check that the resulting v th.on is compatible with the forward drop of the sr power mosfet body diode (or the parallel external diode). b) once the power mosfet is turned on, its drain-source voltage drops to: equation 2 which is negative because current flows from source to drain. when this voltage reaches (exceeds) the turn-off threshold v dvs1,2_off , the power mosfet is switched off. the user can set the turn-off threshold selecting between two different values (see reference 1 ) by properly biasing the en pin during the ic startup phase. c) after the power mosfet is switched of f, the current still fl ows through its body diode (causing the drain-source voltage to jump negative) until it becomes zero; then the transformer winding voltage reverses and the drain-source voltage starts increasing. as it exceeds the arming voltage vdvs1,2_a (positive going edge), the gate drive of the second power mosfet is armed and the operation, described above, now app lies to this rectifier. v ds1 2 , r ds on () i sr1 2 , ? = AN3303 srk2000 main characteristics doc id 18164 rev 2 7/27 figure 3. power mosfet drain voltage sensing and typical waveforms power losses are certainly much higher during phases a) and c), when the secondary current flows through the sr power mosfet body diode, than during phase b), when the current flows through the power mosfet channel. therefore, minimizing phase a) and c) duration is a good way to optimize the efficiency. in the following section, the reason circuit parasitic elements play a fundamental role in this is described. 1.2 drain sensing optimization drain voltage sensing must be very accurate to avoid disturbances and minimize the parasitic elements that can affect it. the most important of these are shown in figure 4 . figure 4. parasitic elements model the stray inductance of the power mosfet leads, internal bonding (l source , l drain ) and pcb trace (l trace ) connecting the power mosfet to the sensing trace, introduces a discrepancy between the sensed voltage and the actual voltage drop across r ds(on) in the effective drain voltage sensing. the contribution of l trace can be minimized by connecting the sensing trace as close as possible to the power mosfet but l drain and l source are power mosfet parameters and cannot be modified externally. as shown on the left-hand side of figure 5 , this error causes an early power mosfet turn-off. this anticipation is partially compensated by the rc formed by the sensing resistor r and the dvs pin ! - v 9 ' 9 6 b 3 7 7 3 ' b 2 q * d w h ' u l y l q j 9 ' 9 6 b 2 i i 9 ' 9 6 b 2 q ' u d l q v r x u f h y r o w d j h , v u 6 5 . * ' 7 r ; i r u p h u ' 9 6 6 5 , 6 5 5 ' 5 * 6 5 . * ' 7 r ; i r u p h u ' 9 6 6 5 , 6 5 5 ' 5 * a b c srk2000 main characteristics AN3303 8/27 doc id 18164 rev 2 capacitance, but it may be necessary to add an external capacitance; in particular when using power mosfet packages with a high associated stray inductance, such as the to- 220. in several cases it can be advantageous to over-compensate with the external capacitor, therefore introducing an additional delay to the power mosfet turn-off. this solution, shown on the right-hand side of figure 5 , reduces the current flowing through the power mosfet body diode increasing the efficiency. power mosfet turn-off fine tuning must be handled carefully because, if the power mosfet is turned off after the drain-source voltage becomes positive, the current reverses and begins flowing from drain-to-source with consequent converter malfunctioning. figure 5. effect of parasitic elements on power mosfet turn-off a second effect associated to the parasitic elements is related to the power mosfet turn- on. before turn-on, at the half-bridge inversion, the corresponding drain voltage starts decreasing; the dvs voltage also drops but the rc formed by the parasitic capacitance of pin dvs (about 10 pf) and the sensing resistors introduces a time constant that slows down the sensed signal. during this phase the power mosfet stray inductance does not contribute because there is no current flowing through it. as illustrated in figure 6 , this results in a late power mosfet turn-on which adversely affects efficiency. this turn-on delay, which is negligible if the se nsing resistor value is indicatively below 1 k , becomes significant in a case where the resistor value is high and, obviously, further increases if an external capacitor is mounte d between the pin and ground as previously indicated. to avoid this effect, a bypass diode can be mounted in parallel to the sensing resistor. in this way, the parasitic capaci tance is discharged through the diode dynamic resistance instead of the sense resistor. a 100-200 resistor in series to the bypass diode is recommended to limit the current sourced from the dvs pins in case sr power mosfet drain voltage goes excessively below ground. ! - v 9 ' 9 6 b 2 i i ' 9 6 s l q y r o w d j h , v u 9 ' 9 6 b 2 i i ' 9 6 s l q y r o w d j h , v u $ f w x d o 5 y r o w d j h $ f w x d o 5 y r o w d j h , 1 ' 8 & |